| • |
(General) |
| • |
Auto configuration of sampling clock frequency, phase, H/V center, as well as white balance |
| • |
Auto detection of present or non-present or over range sync signals and their polarities |
| • |
Composite sync separation and odd/even field detection of interlaced video |
| • |
No external memory required |
| • |
On-chip output PLL provide clock frequency fine-tune (inverse, duty cycle and delay) |
| • |
Serial 2-wire I2C host interface |
| • |
Parallel 6-wire data transfer host interface |
| • |
Embedded OSD engine |
| • |
Embedded 8-bit resolution ADC |
| • |
Embedded 2 to1 analog switch |
| • |
Embedded programmable timing controller |
| • |
Embedded power on reset circuit |
| • |
2.5V/3.3V power supply in 128-pin PQFP/LQFP packages |
| • |
Green package available |
| • |
Operating Temperature:
-MTL015xx : 0oC ~ +70oC
-MTL015xx-I : -40oC ~ +85oC
|
| • |
(Input Processor) |
| • |
ADC sample rate and Digital Single RGB/YPbPr (24-bit) input rates from 12MHz to 140MHz |
| • |
Support both non-interlaced and interlaced RGB graphic input signals |
| • |
Support sync-on-green input format |
| • |
YUV 4:1:1 or YUV 4:2:2 (CCIR601/CCIR656) interlaced video input |
| • |
Built-in programmable YUV/YPbPr to RGB color space converter |
| • |
Compliant with digital LVDS/PanelLink(TM) TMDS input interface |
| • |
PC input resolution up to SXGA 1280X1024 @ 75Hz |
| • |
(Video Processor) |
| • |
Independent programmable Horizontal and Vertical scaling up ratios from 1 to 32 |
| • |
Support scaling down ratios from 1 to 1/2 |
| • |
Flexible de-interlacing unit for digital YUV video input data |
| • |
Enhance vertical de-interlace with 6 line buffers |
| • |
Embedded sync extraction for YUV/YPbPr format |
| • |
Zoom to full screen resolution of de-interlaced YUV video data stream |
| • |
Built-in programmable gain control for white balance alignments |
| • |
Built-in programmable 10-bit gamma correction table |
| • |
Built-in programmable temporal color dithering |
| • |
Built-in programmable interpolation look-up table |
| • |
Built-in programmable sharpening & smoothing filters for edge enhancement |
| • |
Support smooth panning under viewing window change |
| • |
(Output Processor) |
| • |
Single pixel (24-bit) per clock, supporting 6/8 bits digital RGB output |
| • |
Built-in output timing generator with programmable clock and H/V sync |
| • |
Support VGA/SVGA/XGA/SXGA/WXGA display resolution |
| • |
Overlay input interface with internal OSD controller |
| • |
Double scan capability for interlaced input |
| • |
Horizontal panoramic zoom/shrink generator |
| • |
Non-linear scaling, supporting 4:3 or 16:9 display quality |
