品牌索引
产品分类 > 小信号开关二极管> 瞬态电压抑制器TVS/ESD> 双极管二极管> 调谐二极管> 齐纳(稳压)二极管> 小信号肖特基二极管> 频带转换二极管> 中/高功率管> 射频PIN二极管> Sinterglass二极管> 整流器 > N沟道(N-Channel)> P沟道(P-Channel)> 双N沟道(Dual N-Channel)> 双P沟道(Dual P-Channel)> 双N和P沟道(Dual N and P-Channel)
|
首 页 > 新闻动态 > 公司新闻 > 供应 TI CDCLVP110VF 输入时钟驱动器 供应 TI CDCLVP110VF 输入时钟驱动器CDCLVP110VF Low-Voltage 1:10 LVPECL/HSTL With Selectable Input Clock Driver (Rev. D)
 Datasheet
Special NoteCDCLVP110MVFR has non-standard pin 1 orientation in the 1st quadrant instead of the 2nd quadrant for VFR package Special NoteCDCLVP110MVFR has non-standard pin 1 orientation in the 1st quadrant instead of the 2nd quadrant for VFR package DescriptionThe CDCLVP110 clock driver distributes one differential clock pair of either LVPECL or HSTL (selectable) input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP110 can accept two clock sources into an input multiplexer. The CLK0 input accepts either LVECL/LVPECL input signals, while CLK1 accepts an HSTL input signal when operated under LVPECL conditions. The CDCLVP110 is specifically designed for driving 50-Ω transmission lines. The VBB reference voltage output is used if single-ended input operation is required. In this case the VBB pin should be connected to CLK0 and bypassed to GND via a 10-nF capacitor. However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended. The CDCLVP110 is characterized for operation from –40°C to 85°C. Features
|
