品牌索引
产品分类 > 小信号开关二极管> 瞬态电压抑制器TVS/ESD> 双极管二极管> 调谐二极管> 齐纳(稳压)二极管> 小信号肖特基二极管> 频带转换二极管> 中/高功率管> 射频PIN二极管> Sinterglass二极管> 整流器 > N沟道(N-Channel)> P沟道(P-Channel)> 双N沟道(Dual N-Channel)> 双P沟道(Dual P-Channel)> 双N和P沟道(Dual N and P-Channel)
|
首 页 > 新闻动态 > 公司新闻 > 供应 TI TB5R1DW 四差分PECL接收机 供应 TI TB5R1DW 四差分PECL接收机TB5R1DWFunctional Replacements for the Agere
BRF1A, BRF2A, BRS2A, and BRS2B These quad differential receivers accept digital data · Pin Equivalent to General Trade 26LS32 over balanced transmission lines. They translate · High Input Impedance Approximately 8 kΩ differential input logic levels to TTL output logic levels. · 4-ns Maximum Propagation Delay · TB5R1 Provides 50-mV Hysteresis The TB5R1 is a pin- and function-compatible replacement for the Agere systems BRF1A and · TB5R2 With -125-mV Threshold Offset for BRF2A; it includes 3-kV HBM and 2-kV CDM ESD Preferred State Output protection. · -1.1-V to 7.1-V Common Mode Range The TB5R2 is a pin- and function-compatible · Single 5-V 10% Supply replacement for the Agere systems BRS2A and · Slew Rate Limited (1 ns min 80% to 20%) BRS2B and incorporates a 125-mV receiver input · TB5R2 Output Defaults to Logic 1 When Inputs offset, preferred state output, 3-kV HBM and 2-kV CDM ESD protection. The TB5R2 preferred state Left Open or Shorted to VCC or GND feature places the high state when the inputs are · ESD Protection HBM > 3 kV, CDM > 2 kV open, shorted to ground, or shorted to the power · Operating Temperature Range: -40C to 85C supply. · Available in Gull-Wing SOIC (JEDEC MS-013, The power-down loading characteristics of the DW) and SOIC (D) Package receiver input circuit are approximately 8 kΩ relative to the power supplies; hence they do not load the transmission line when the circuit is powered down. · Digital Data or Clock Transmission Over The packaging for these differential line receivers Balanced Lines include a 16-pin gull wing SOIC (DW) and SOIC (D). The enable inputs of this device include internal pullup resistors of approximately 40 kΩ that are connected to VCC to ensure a logical  |
