品牌索引
产品分类 > 小信号开关二极管> 瞬态电压抑制器TVS/ESD> 双极管二极管> 调谐二极管> 齐纳(稳压)二极管> 小信号肖特基二极管> 频带转换二极管> 中/高功率管> 射频PIN二极管> Sinterglass二极管> 整流器 > N沟道(N-Channel)> P沟道(P-Channel)> 双N沟道(Dual N-Channel)> 双P沟道(Dual P-Channel)> 双N和P沟道(Dual N and P-Channel)
|
首 页 > 新闻动态 > 公司新闻 > 供应 TI TB5R1DW 接收器 供应 TI TB5R1DW 接收器TB5R1DWFunctional Replacements for the Agere These quad differential receivers accept digital data
BRF1A, BRF2A, BRS2A, and BRS2B over balanced transmission lines. They translate · Pin Equivalent to General Trade 26LS32 differential input logic levels to TTL output logic · High Input Impedance Approximately 8 kW levels. · 4-ns Maximum Propagation Delay The TB5R1 is a pin- and function-compatible replacement for the Agere systems BRF1A and BRF2A; it · TB5R1 Provides 50-mV Hysteresis includes 3-kV HBM and 2-kV CDM ESD protection. · TB5R2 With -125-mV Threshold Offset for Preferred State Output The TB5R2 is a pin- and function-compatible replacement for the Agere systems BRS2A and BRS2B and · -1.1-V to 7.1-V Common Mode Range incorporates a 125-mV receiver input offset, preferred · Single 5-V ±10% Supply state output, 3-kV HBM and 2-kV CDM ESD protec· Slew Rate Limited (1 ns min 80% to 20%) tion. The TB5R2 preferred state feature places the high state when the inputs are open, shorted to · TB5R2 Output Defaults to Logic 1 When In- ground, or shorted to the power supply. puts Left Open or Shorted to VCC or GND · ESD Protection HBM > 3 kV, CDM > 2 kV The power-down loading characteristics of the re- ceiver input circuit are approximately 8 kW relative to · Operating Temperature Range: -40°C to 85°C the power supplies; hence they do not load the · Available in Gull-Wing SOIC (JEDEC MS-013, transmission line when the circuit is powered down. DW) and SOIC (D) PackageThe packaging for these differential line receivers include a 16-pin gull wing SOIC (DW) and SOIC (D). · Digital Data or Clock Transmission Over Bal- The enable inputs of this device include internal anced Lines pullup resistors of approximately 40 kW that are connected to VCC to ensure a logical high level input if the inputs are open circuited.  |
